EFS-Web Receipt date: 04/21/2008

INFORMATION DISCLOSURE	Attorney Docket No. 2885/76	Serial No. 10/757,900
STATEMENT BY APPLICANTS	Applicant(s) Vorbach et al.	
PTQ-1449	Filing Date January 14, 2004	Group Art Unit 2117

II.S.	PATENT	DOCUMENTS	

THE STATE OF THE S	Æ)	U.S. PATENT D	OCUMENTS			
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
/CB/	5,659,797	August 19, 2997	Zandveld et al.			
/CB/	5,844,422	December 1, 1998	Trimberger et al.			
/CB/	6,020,760	February 1, 2000	Sample et al.			
/CB/	6,185,731	February 2001	Maeda et al.			
/CB/	6,631,487	October 2003	Abramovici et al.			
/CB/	6,633,181	October 2003	Rupp			
/CB/	6,874,108	March 2005	Abramovici et al.			
/CB/	7,249,351	July 2007	Songer et al.			
-						

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANS	LATION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
/CB/	1 061 439	December 20, 2000	EPO				
/CB/	WO 01/55917	August 2, 2001	PCT				
/CB/	WO 02/071196	September 26, 2002	PCT				

OTHER DOCUMENTS

EXAMINER'S	*
INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
/CB/	Albahama, O.T. et al., "On the Viability of FPGA-Based Integrated Coprocessors," Dept. of Electrical and Electronic Engineering, Imperial College of Science, London, 1999 IEEE, pp. 206-215.
/CB/	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic for Array Processing," Dept. of Electrical and Electronic Engineering, University of Stellenbosch, South Africa, 1996 IEEE, pp. 118-125.
/CB/	Cardoso, J.M.P. et al., "A novel algorithm combining temporal partitioning and sharing of functional units," University of Algarve, Faro, Portugal, 2001 IEEE, pp. 1-10.
/CB/	Compton, K. et al., "Configurable Computing: A Survey of Systems and Software," Northwestern University, Dept. of ECE, Technical Report, 1999, (XP-002315148), 39 pages.
/CB/	Diniz, P., et al., "A behavioral synthesis estimation interface for configurable computing," University of Southern California, Marina Del Rey, CA, 2001 IEEE, pp. 1-2.
/CB/	Kaul, M., et al., "An automated temporal partitioning and loop fission approach of FPGA based reconfigurable synthesis of DSP applications," University of Cincinnati, Cincinnati, OH, ACM 1999, pp. 616-622.
/CB/	Knittel, Gunter, "A PCI-compatible FPGA-Coprocessor for 2D/3D Image Processing," University of Turgingen, Germany, 1996 IEEE, pp. 136-145.
/CB/	Margolus, N., "An FPGA architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.
/CB/	Quenot, G.M., et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Laboratoire Systeme de Perception, DGA/Etablissement Technique Central de l'Armement, France, 1994 IEEE, pp. 91-100.
/CB/	Schmidt, H. et al., "Behavioral synthesis for FGPA-based computing," Carnegie Mellon University, Pittsburgh, PA, 1994 IEEE, pp. 125-132.
/CB/	Tsutsui, A., et al., "YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing," NTT Optical Network Systems Laboratories, Japan, 1997 ACM, pp. 93-99.

INFORMATION DISCLOSURE	Attorney Docket No. 2885/76
STATEMENT BY APPLICANTS	Applicant(s) Vorbach et al.
PTO-1449	Fire B.

considered. Include copy of this form with next communication to applicant.

EXAMINER'S INITIALS		AUTHOR, TITLE, DATE, PERTINENT PAGES, E	TC.
/CB/	Zhang, et al., "A 1-V Heterogeneous Recor Circuits, Vol. 35, No. 11, November 2000,	figurable DSP IC for Wireless Baseband Digital Sig pp. 1697-1704.	nal Processing," IEEE Journal of Solid-State
EXAMINER	/Cynthia Britt/	DATE CONSIDERED	05/25/2008